

DATA STORAGE SYSTEM HAVING CROSSBAR PACKET SWITCHING NETWORK

William F. Baxter III

10/675,058

1/22




FIG. 1
PRIOR ART

2/22




FIG. 2

3/22




FIG. 2A




FIG. 3

4/22




FIG. 4

The diagram illustrates a parallel processing system architecture. On the left, a **HOST COMPUTER/ SERVER** (12) is connected to three **FRONT END DIRECTOR/MEMORY BOARD**s (18'1, 18'2, 18'3). Each front end board is connected to a **PACKET SWITCHING NETWORK SECTION** (26). On the right, a **BANK OF DISK DRIVES** (14) is connected to three **BACK END DIRECTOR/MEMORY BOARD**s (20'1, 20'2, 20'3). Each back end board is also connected to the **PACKET SWITCHING NETWORK SECTION** (26). The front end boards (18'1, 18'2, 18'3) are connected to the back end boards (20'1, 20'2, 20'3) via a central **CROSS BAR SWITCH** (32). The front end boards (18'1, 18'2, 18'3) contain a **FRONT END DIRECTOR** (29) which includes a **μP** (29) and a **MESSAGE ENGINE/CONTROLLER** (31). The back end boards (20'1, 20'2, 20'3) contain a **BACK END DIRECTOR** (38) which includes a **μP** (38) and a **MESSAGE ENGINE/CONTROLLER** (31). Both the front end (29) and back end (38) directors are connected to a **DATA PIPE** (31). The front end boards (18'1, 18'2, 18'3) also contain a **GLOBAL CACHE/MEMORY SECTION** (22a), and the back end boards (20'1, 20'2, 20'3) contain a **GLOBAL CACHE/MEMORY SECTION** (22h). The front end boards (18'1, 18'2, 18'3) are connected to the back end boards (20'1, 20'2, 20'3) via a **CROSS BAR SWITCH** (32). The front end boards (18'1, 18'2, 18'3) are connected to the back end boards (20'1, 20'2, 20'3) via a **CROSS BAR SWITCH** (32). The front end boards (18'1, 18'2, 18'3) are connected to the back end boards (20'1, 20'2, 20'3) via a **CROSS BAR SWITCH** (32).

FIG. 5

6/22




FIG. 6

DATA STORAGE SYSTEM HAVING CROSSBAR PACKET SWITCHING NETWORK

William F. Baxter III

10/675,058

7/22





FIG. 7

FIG. 7A



9/22





FIG. 8

11/22



DATA STORAGE SYSTEM HAVING CROSSBAR PACKET SWITCHING NETWORK

William F. Baxter III

10/675,058

12/22




FIG. 9C

13/22




FIG. 10

14/22





FIG. 11

15/22



17/22




FIG. 14

18/22




FIG. 15A

TO FIG. 15B

19/22




FIG. 15B




FIG. 16A

21/22




FIG. 16B

• • •

FIG. 17